


Index

- 1. Cover
- 2. Block Diagram
- 3. Power Tree
- 4. Power Supply
- 5. MIPI CSI
- 6. USB OTG & Host
- 7. SD & BOOT
- 8. DSI - HDMI & LVDS
- 9. Audio
- 10. ENET1 & ENET2
- 11. ENT3& WIFI & BT
- 12. PH-RPI & KEY & RTC
- 13. Debug&JTAG&LED
- 14. MYC Connector
- 15. Mechanical


VERSION HISTORY

Revision	Description	Date	Drawn	Checked	Approved
V01	Initial Edition	2023-12-26	Bai		
V10	1、Y2 adds 10pf matching capacitance; (C216/C217) 2、Adjust the matching resistance of the SD card circuit, R68,R69,R70,R72,R73,R74 to 47K; 3、The matching capacitors of the C110 and C111 are replaced with 12pf; 4、FB9 220R magnetic bead replaced with 0R; 5、Delete D48, FB23, and R285 6、R315 blank paste, remove R239, paste R237-10K,C177-1UF	2024-08-02	Bai		
V11	1、Change pin 27 of U12 chip to 3.3V input。 2、Disconnect P28 from Q6. Disconnect PD8_TIM1_CH4 from pin 26 of J13 and connect it to pin 1 of U19. Connect P28 to pin 26 of J13。 3、Change C19 from 68pF to 1nF; change C31 from 33pF to 68pF. 4、Add two 0R resistors, R328 and R329, and add a 1uF capacitor C218. 5、Reserve the F14 signal to connect to pin 13 of U26.	2024-11-19	Bai		






<Variant Name>

MYiR		http://www.myir-tech.com	
Size: A3		Title: Block Diagram	
Document Number: SCH-MYB-LD25X		Rev: V11	
Draw By: MYIR		Date: Tuesday, November 19, 2024	
		Sheet: 2 of 15	



<Variant Name>

MYIR		http://www.myir-tech.com	
Title: Power Tree			
Size: A3	Document Number: SCH-MYB-LD25X	Rev: V11	
Draw By: MYIR	Date: Tuesday, November 19, 2024	Sheet: 3 of 15	




<Variant Name>


MIPI CSI

MY CAM003M VDDIO =1.8V

Level-Shifting

<Variant Name>

		http://www.myir-tech.com	
Title: MIPI_CSI			
Size: A3	Document Number: SCH-MYB-LD25X	Rev: V11	
Draw By: MYIR	Date: Tuesday, November 19, 2024	Sheet: 5 of 15	


[illegible]


MIPI CSI

MY CAM003M VDDIO =1.8V

Level-Shifting

<Variant Name>

		http://www.myir-tech.com	
Title: MIPI_CSI			
Size: A3	Document Number: SCH-MYB-LD25X	Rev: V11	
Draw By: MYIR	Date: Tuesday, November 19, 2024	Sheet: 5 of 15	





MIPI CSI

MY CAM003M VDDIO =1.8V


Level-Shifting

<Variant Name>


		http://www.myir-tech.com	
Title: MIPI_CSI			
Size: A3	Document Number: SCH-MYB-LD25X	Rev: V11	
Draw By: MYIR	Date: Tuesday, November 19, 2024	Sheet: 5 of 15	




USB C (OTG/DRP)



USB HUB




USB HOST



<Variant Name>

Micro SD




Boot from Serial /USB by default on SOM



BOOT MODE MD_BOOT[3:2:1:0]	BOOT DEVICE	BOOT CORE
0000	Serial /USB Downloader	Cortex-A35
0001	SDMMC1 4-bit SD 3.0	Cortex-A35
0010	SDMMC2 8-bit eMMC 5.1	Cortex-A35
0000	Serial /USB Downloader	Cortex-M33
0011	Development	Cortex-A35 Cortex-M33

Silkscreen information is
on the carried board


BOOT MODE MD_BOOT[3:2:1:0]	BOOT DEVICE	BOOT CORE
0000	Serial /USB Downloader	Cortex-A3
0001	SDMMC1 4-bit SD 3.0	Cortex-A3
0010	SDMMC2 8-bit eMMC 5.1	Cortex-A3
0000	Serial /USB Downloader	Cortex-M3
0011	Development	Cortex-A3 Cortex-M3




MIPI-DSI - HDMI & LVDS




7' LVDS output



HDMI output




SAI - Audio




<Variant Name>

MYIR		http://www.myir-tech.com	
Title: Audio			
Size: A3	Document Number: SCH-MYB-LD25X	Rev: V11	
Draw By: MYIR	Date: Wednesday, November 20, 2024	Sheet: 9 of 15	


RGMII ENET1




RGMII ENET2



RGMI I ENET3



WIFI & BL



```


6,9,14 PB4_I2C2_SDA
6,9,14 PB5_I2C2_SCL
14 PD11_UART4_TX

14 PB6_UART4_RX
14 PI6_USART3_TX
14 PI7_USART3_RX

14 PG11_SPI7_MOSI
14 PG12_SPI7_MISO
14 PG13_SPI7_SCK


8,12,14 PG2_I2C3_SDA
14 PZ0_SPI8_MOSI
14 PF10_UART8_TX
14 PF11_UART8_RX
14 PI3_USART1_CTS
14 PG14_USART1_TX

```



The schematic shows the LK8563T microcontroller (U30) connected to various components:


- Power Supply:** VDD (pin 8) and VSS (pin 4) are connected to a common ground through capacitor C202 (100nF/4V).
- Crystal Oscillator:** OSC1 (pin 1) and OSCO (pin 2) are connected to a 32.768kHz crystal (Y10). The crystal is biased by capacitors C203 (33pF/4/50V) and C204 (33pF/4/50V) to ground.
- I²C Interface:** SCL (pin 6) and SDA (pin 5) are connected to a bus labeled PG1_I2C3_SCL and PG2_I2C3_SDA. Pull-up resistors R292 and R293 (22R/4/5%) are connected to the bus lines.
- Interrupt:** iNT (pin 3) is connected to pin 7 (nINT_RTC) and to a pull-up resistor (4.7K/4/1%).
- LED Driver:** Pin 3 is connected to the cathode of LED D50 (LBAT54CLT1G). The anode is connected to VDD_BAT (pin 1 of J14).
- Grounding:** Multiple points are connected to GND, including pins 4, 8, and the negative terminal of the battery.




Title: RTC&RESET&CONNECTOR

Size: A3	Document Number: SCH-MYB-LD25X	Rev: V11
Draw By: MYIR	Date: Wednesday, November 20, 2024	Sheet: 12 of 15


UART (A35 Debug)



UART (M33 Debug)



SWD (Debug)



LED

